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Abstract 
 
As the CMOS technology nodes continue to shrink, the challenges of developing 
manufacturing tests for integrated circuits become more difficult to address. To detect 
parametric faults of new generation of integrated circuits such as 3D ICs, on-chip short-
time intervals have to be accurately measured. The accuracy of an on-chip time 
measurement module is heavily affected by Process, supply Voltage, and Temperature 
(PVT) variations. This work presents a new on-chip time measurement scheme where the 
undesired effects of PVT variations are attenuated significantly. To overcome the effects 
of PVT variations on short-time measurement, phase locking methodology is utilized to 
implement a robust Vernier delay line. A prototype Time-to-Digital Converter (TDC) has 
been fabricated using TSMC 0.180 µm CMOS technology and experimental measurements 
have been carried out to verify the performance parameters of the TDC. The measurement 
results indicate that the proposed solution reduces the effects of PVT variations by more 
than tenfold compared to a conventional on-chip TDC.  
A coarse-fine time interval measurement scheme which is resilient to the PVT variations 
is also proposed. In this approach, two Delay Locked Loops (DLLs) are utilized to 
minimize the effects of PVT on the measured time intervals. The proposed scheme has 
 VI 
been implemented using CMOS 65nm technology. Simulation results using Advanced 
Design System (ADS) indicate that the measurement resolution varies by less than 0.1ps 
with ±15% variations of the supply voltage. The proposed method also presents a robust 
performance against process and temperature variations. The measurement accuracy 
changes by a maximum of 0.05ps from slow to fast corners. The implemented TDC 
presents a robust performance against temperature variations too and its measurement 
accuracy varies a few femto-seconds from -40 ºC to +100 ºC. 
The principle of robust short-time measurement was used in practice to design and 
implement a state-of-the-art Coordinate Measuring Machine (CMM) for an industry 
partner to measure geometrical features of transmission parts with micrometer resolution. 
The solution developed for the industry partner has resulted in a patent and a product in the 
market. The on-chip short-time measurement technology has also been utilized to develop 
a solution to detect Hardware Trojans.   
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Chapter 1 
Introduction 
1.1. MOTIVATION OF THIS WORK 
The CMOS technology has followed the path to shrink the transistor sizes for decades 
with a relatively constant rate [1]. Fig. 1.1 shows the development of CMOS technology 
since 1970. While the reduction of transistor sizes contributes significantly to the 
technology development, it also presents challenges to IC designers. Developing 
manufacturing test for new generation of integrated circuits is proven to be quite 
challenging.  Parametric faults and delay faults in such devices are becoming the dominant 
sources of defects which are difficult to detect using a conventional Automatic Test 
Equipment (ATE). To cover these faults in the test phase, an on-chip short-time 
measurement module can be utilized [8]. However, the resolution and accuracy of on-chip 
time measurement solutions vary considerably with PVT variations. An overview of 
timing-related problems in circuits, time measurement techniques, and a brief description 
of the proposed solutions are presented in the following subsections.  
 
 
 
 
2 
 
 
1.2. TIMING PROBLEMS 
Jitter 
One of the main sources of timing problems in circuits is jitter which is defined as a 
difference between the phase of an ideal and actual clock [10]. Fig. 1.2, shows an ideal 
clock with a solid line and the actual clock with a dashed-line. The deviation from the ideal 
edges determines the jitter. Cycle to cycle jitter, and period jitter are taken into 
consideration in jitter characterization and measurements [11], [12]. Jitter performance of a 
circuit limits the time-measurement system’s resolution. Variations of Process, Voltage, 
 
 
Figure 1.1. Intel CMOS transistor node size scaling trend [1] 
 
 
 
 
3 
and Temperature (PVT) affect the switching time of digital cells which results in poor jitter 
performance [13]. 
Clock Skew 
Clock skew occurs when a clock experiences different path delays and therefore the clock 
is applied at different times to the circuits connected to the clock tree. Fig. 1.3 shows two 
registers driven by the same clock. However due to the routing delay, the clock arrives at 
different times of tCLK1 and tCLK2 causing wrong data to be captured by the flip flops.  
1.3. TIME INTERVAL MEASUREMENT TECHNIQUES 
A. Counter-based time measurement technique 
There are different time-measurement methods, an easy solution to measure time 
intervals is to use a high frequency clock and a counter [15]. The counter starts counting at 
the rising edge of the input signal and stops counting at its falling edge as shown in Fig. 
1.4. The number at the output of the counter multiply by the period of the clock represents 
 
 
Fig. 1.2. Jitter as edge displacement measured clock (dotted line) from the ideal one  
 
 
 
 
4 
the time interval of ΔT. This method is easy to implement but the measurement resolution 
is limited.  
B. Signal condition technique 
Signal conditioning technique can also be used for time measurement [16]. In this method, 
the input pulse is used to turn on a switch to charge a capacitor with a known current source, 
 
 
Fig. 1.3. Clock skew in a circuit clock (a), timing diagram (b) 
 
 
 
 
5 
I1, and then the switch is turned off discharging the capacitor with another current source, 
I2, where I2<<I1 . In this method a high resolution counter is used to determine the time 
interval of T. The dual slop measurement in this method eliminates the first degree non-
linearity errors.  
 
 
Fig. 1.4. Counter-based time measurement technique  
 
 
Fig. 1.5. Pulse shaping circuit  
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C. Delay line methods 
A delay line with a series of flip- flops, as shown in Fig. 1.6a, can also be used for time 
measurement [17-21]. A digital code at the flip-flops outputs represents the time difference 
between the Start and the Stop signals. As shown in Fig. 1.6a Start and Stop signals are 
applied to the inputs. The Start signal experiences a delay after each delay cell in its path 
and therefore the flip flops receive the data at different times. The output of each flip-flop 
stays the same (i.e. 1) until the Start signal leads the Stop signal. The number of ones at the 
output of the flip-flops multiply by the propagation delay of delay cells represents the time 
interval between the Start and the Stop signals. The minimum propagation delay of a delay 
cell, 𝑡𝑑 represents the measurement resolution of the tapped-delay line. To overcome this 
limitation, a Vernier Delay Line (VDL) as shown in Fig. 1.6.b can be utilized. The principle 
 
 
(a) 
 
(b) 
Fig. 1.6. (a) Tapped-delay line time to digital converter (b) Vernier delay line [25]  
 
 
 
 
7 
of operation for this new configuration is the same as explained for the previous 
configuration. However, the TDC utilizing Vernier delay line support a much higher 
measurement resolution of 𝑡𝑑1 − 𝑡𝑑2.  
D. TDC performance with PVT variations and proposed method 
A Vernier based TDCs is sensitive to the delay performance of the delay cells. Different 
parameters in the fabrication process can cause device performance variations [22]. For 
instance, the exposure time results in different lengths and widths of transistors, which 
affect their parasitic capacitances and their propagation delay performance. 
Temperature variations also affect the threshold voltage of transistors [23]. The Threshold 
voltage decreases as the temperature increases which leads to a lower gate propagation 
delay. Power supply variations can also impact the threshold voltage of transistors.  
In this work a technique is presented to control the propagation delay through two DLLs 
to minimize the effect of PVT variations on time interval measurement. 
 
Fig. 1.7. Block diagram of the delay locked loop [24] 
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A DLL uses a feedback structure to compare the delay (phase) of two signals at the input 
of phase frequency detector (PFD) as shown in Fig. 1.7. [24]. When a DLL locks, it reduces 
the phase difference between the two inputs to zero in an ideal case. The PFD produces 
pulses based on the phase difference between the inputs, ϕ𝑖𝑛  and ϕ𝑜𝑢𝑡 where ϕ𝑖𝑛 
represents the phase of the input signal and ϕ𝑜𝑢𝑡 is the phase of the output of the Voltage 
Controlled Delay Line (VCDL). These pulses are applied to a charge pump (CP). The CP 
increases or decreases the propagation delay of the delay cells in the VCDL. The VCDL 
delay variation changes the phase difference between the output and the input signals until 
the lock is captured where the phase difference between them ideally becomes zero. In the 
locked state, the delay of the VCDL represents the total delay between the two signals. We 
 
Fig. 1.8. Structure of utilizing two DLLs to control delay values of delay lines in 
Vernier-based TDC 
 
 
 
 
9 
have used two VCDLs controlled by two DLLs in a Vernier based TDC as shown in Fig. 
1.8. The DLLs guarantee that the propagation delay of delay cells remain constant 
regardless of PVT variations. 
1.4. RESEARCH CONTRIBUTIONS 
The following paragraphs outline the main research contributions described in this 
dissertation: 
 
A. Designed and fabricated an accurate and high-resolution time measurement scheme 
which is resilient to the Process, supply Voltage, and Temperature (PVT) variations: 
 
A DLL enabled Vernier-based TDC has been designed and fabricated using 
0.180μm CMOS technology. Measurement results using a prototype show that the 
proposed measurement scheme reduces the effects of PVT variations by more than 
tenfold compared to the conventional Vernier-based TDC technique. The results of 
this work have been published in the Elsevier Journal of Microelectronics and 
presented in Chapter [25]. 
B. Controllable fine-coarse time measurement circuit: 
 
A programmable coarse-fine time measurement circuit with adjustable resolution 
is presented in Chapter 3. In the proposed measurement solution, two DLLs have 
been utilized to minimize the effects of PVT variations on the measurement 
results. A two-step time-to-digital converter is designed to ensure a high-resolution 
measurement over a wide dynamic range. The proposed scheme has been 
implemented using CMOS 65nm technology. Simulation results indicate that the 
 
 
 
 
10 
measurement resolution varies by less than 0.1ps with ±15% of supply voltage 
fluctuation. The proposed method also presents a robust performance against 
process and temperature variations and its accuracy changes by a maximum of 
0.05ps from slow to fast corners for process variations and it varies a few femto-
seconds with changes from -40 ºC to +100 ºC in temperature [26]. 
C. Hardware Trojan detection using a magnifying method 
 
To reduce the fabrication costs of microchips many companies have started to 
outsource their manufacturing to offshore foundries. Outsourcing semiconductor 
manufacturing creates opportunities for adversaries to add malicious circuits and 
Trojans to microchips. A new technique based on a high-resolution TDC is 
developed to magnify Trojan switching activities without increasing the 
background noise. A passive component is used to increase a Trojan visibility 
and detect its switching activities using an on-chip TDC. Chapter 4 represents the 
details of proposed scheme for hardware Trojan detection [27]. 
D. Time measurement for an industry application: 
 
Time measurement systems are used for different applications including 3D 
imaging cameras [28], [29]. Accurate and high-resolution time measurement 
systems can be utilized for geometrical measurement of auto-industry parts. The 
Coordinate Measuring Machine (CMM) in Fig. 1.9 was designed, implemented 
and tested for an industry partner to accurately measure the geometrical features 
of transmission parts. The designed system outperforms the available CMM 
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machines by a wide margin. It is currently in the market and actively used by 
auto-part manufacturers. In this project, the principle of accurate time 
measurement was utilized to improve the measurement accuracy and extract the 
geometrical features of transmission parts with a resolution of less than 10μm.  
This project has been recognized among the top 8 projects funded by Ontario 
Centres of Excellence (OCE) projects in the OCE 2017 annual report. It is also 
reported as a success story by Canadian Microelectronics Corporation (CMC) 
in 2017. The proposed measurement solution has been patented in both US and 
Canada. The details of published patent are represented in appendix A [30]. 
  
 
 
Fig. 1.9. Implemented Coordinate Measurement Machine for the industry 
partner in which the principle of short-time measurement is utilized to 
support less than 10μm measurement resolution for auto-industry parts. 
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1.5. DISSERTATION STRUCTURE 
The rest of this dissertation is organized as follows: 
- Chapter 2 presents a paper on A PVT Resilient Short-Time Measurement Solution 
for On-Chip Testing. This work has been published in the Microelectronics Journal 
from Elsevier, Feb. 2018. 
- Chapter 3 is another paper on A PVT Resistant Coarse-fine Time-to-Digital 
Converter which has been published in the 2017 IEEE International Symposium 
on Circuits & Systems (ISCAS 2017) held in Baltimore, MD, USA. 
- Chapter 4 covers a new technique to magnify Trojan switching activities without 
increasing the background noise. A paper titled “A Hardware Trojan Activity 
Magnifier” has been submitted to the IEEE Transactions on Computer-Aided 
Design of Integrated Circuits and Systems in Sept. 2018. 
- Chapter 5 outlines the summary of this work, conclusions and the future work. 
- Appendix A includes the published US patent as a results of application of time 
measurement in a real product at auto-industry, published on Oct. 24, 2017. 
- Appendix B contains the list of published journal and conference papers during my 
PhD studies, but not related to the dissertation topic. 
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Chapter 2 
A PVT Resilient Short-Time Measurement 
Solution for On-Chip Testing 
2.1. INTRODUCTION 
Accurate short time measurement is essential for many applications [1] including fault 
detection in Through Silicon Vias (TSV) based 3D ICs [2] and hardware Trojan 
detection. Test solutions for TSV parametric faults [3-4] require an accurate high-
resolution time measurement module. A delay measurement method is proposed in [5] 
to determine the delay variations caused by TSV open resistive defects. In this method, 
a reference voltage is applied to the TSV under test and the output is compared with a 
reference to determine pass/fail results. The difference between frequencies of two ring 
oscillators has also been proposed to detect TSV defects [6-7]. Most of the available on-
chip time-measurement solutions in the literature do not address the effect of Process, 
supply Voltage, and Temperature (PVT) variations on the measurement accuracy. A 
Vernier delay line is commonly used to measure on-chip short-time intervals [8]. The 
measurement resolution of a Vernier based Time-to-Digital converter (TDC) is 
determined by the propagation delay difference between the delay-cells used to 
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implement the TDC. However, the PVT effects can undermine the measurement results 
in this method leading to faulty devices passing manufacturing tests or good parts failing 
the tests. To ensure the accuracy of on-chip measurement results in the presence of PVT 
variations, Delay Locked Loops (DLLs) are utilized in the current study. Fine-coarse 
DLL based TDC has been presented in [9]. The current study presents characterization 
and measurement results of a Vernier based TDC controlled by two DLLs implemented 
using Cadence tools and fabricated using 180nm CMOS technology. The rest of this 
chapter is organized as follows: Section II introduces background of short time 
measurement methods, detailed discussion and the architecture of the proposed scheme; 
Section III introduces details of the measurement circuit and its limitations; simulation 
and measurement results are discussed in Section IV; and conclusions are presented in 
Section V. 
2.2. ARCHITECTURE OF PROPOSED TIME INTERVAL 
MEASUREMENT SCHEME 
Background of Short Time Measurement Methods 
The conventional approach to measure short-time intervals in the integrated circuits is to 
utilize a series of delay cells and flip-flops to convert a time-interval to a digital code. Such 
a scheme is commonly called a tapped-delay line Time-to-Digital Converter (TDC). A 
tapped-delay line TDC, as shown in Fig. 2.1a, consists of flip-flops employed as arbiters.  
The start signal is applied to the data inputs of flip-flops through a delay line and the stops 
signal is fed to the clock inputs. The time difference between the rising edges of the start 
and stop signals decreases after each step until the start signal leads the stop signal. The 
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outputs of the flip-flops indicate the time difference between the start and stop signals. The 
resolution of the time measurement in this method is limited by the propagation delay of a 
single delay cell (𝑡𝑑) in the delay lines. Such a measurement resolution is not appropriate 
for many applications. To increase the resolution of a tapped delay line TDC, a Vernier 
delay line (VDL) based TDC is proposed. The schematic diagram of a VDL based TDC is 
shown in Fig. 1b. The measurement resolution of the  
Vernier based TDC in Fig. 2.1b is determined by the time difference between the 
propagation delays of the delay cells in the upper and lower delay chains in the structure 
 
(a) 
 
(b) 
Fig. 2.1. a) Tapped-delay line time to digital converter (TDC). b) Vernier delay 
line conventional architecture. 
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which is 𝑡𝑑1 − 𝑡𝑑2, where 𝑡𝑑1 and 𝑡𝑑2 are the propagation delays of each delay cell at the 
top and bottom delay lines, respectively. The resolution of a VDL based TDC is much 
smaller than the propagation delay of one delay cell. 
The measurement accuracy of a Vernier based TDC is heavily affected by PVT variations. 
The propagation delay of the cells in the delay lines changes with process, supply voltage 
and temperature variations considerably affecting the measurement accuracy and 
resolution. To overcome the undesired effects of PVT on the measurement results, in this 
work Delay Locked Loop (DLLs) are used to control the propagation delay of the delay 
cells through a reference signal.   
2.3. DELAY LOCKED LOOP STRUCTURE TO CONTROL VOLTAGE OF 
VCDL 
A DLL is a feedback system that compares the phase between its input and output signals 
[2]. In an ideal locked condition, the phase difference between the input and output 
signals is reduced to zero. Fig. 2.2 shows the block diagram of a conventional DLL. The 
 
 
Fig. 2.2. Block Diagram of a Conventional Delay locked loop 
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Phase Frequency Detector (PFD) is driven by the input clock and the output signal of the 
Voltage Controlled Delay Line (VCDL). The PFD generates error pulses base on the 
phase difference between the clock and the output signals. These pulses are applied to 
the charge pump (CP) to increase or decrease the control voltage, Vctrl, to control the 
delay values in the VCDL. The variations of the control voltage changes the phase of the 
VCDL output signal until it becomes in-phase with the input clock. When the DLL 
settles, the phase difference between the input and output signals is minimized and the 
lock is acquired. In a locked DLL, the delay of each delay cell has to be a fraction of the 
period of applied clock at the input, 𝑇. Therefore, by using DLL, practically one can 
control the propagation delay of delay cells in the VCDL, precisely. The propagation 
delay of each delay-cell can be calculated from 𝑡𝑑 = 𝑇 𝑁⁄  in the structure shown in Fig. 
2.2, where 𝑁 is number of delay cells in the VCDL. 
2.4. PROPOSED SCHEME 
The block diagram of the proposed scheme is shown in Fig. 2.3. The circuit is composed 
of a Vernier based TDC and two DLLs where a reference clock is applied to the DLLs. 
As shown in Fig. 2.4, when the “Start” and “Stop” signals with delay difference of ∆𝑇 
are applied to the circuit, the delay difference between them reduces by 𝑡d1 − 𝑡d2 after 
each stage. where 𝑡d1  and 𝑡d2  are the propagation delays of delay cells in DLL1 and 
DLL2 respectively. When the rising edge of the Start signal passes the Stop signal, the 
transition is captured by a flip-flop in the TDC. The number of zeros at the output of flip-
flops in the TDC multiply by the measurement resolution of the circuit (𝑡𝑅) represents 
the time interval between rising edges of the Start and the Stop signals. In the proposed 
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solution, instead of free running delay cells of conventional Vernier based TDCs, voltage 
controlled delay cells are used. When the DLLs lock on the reference clock, the 
propagation delay of the delay lines in the DLLs is adjusted to maintain the lock 
regardless of the PVT variations. The measurement resolution can be controlled by 
varying the reference clock frequency. The number of delay cells in the DLLs can also 
affect the measurement resolution. In Fig. 2.3, DLL1 consists of N1 delay cells and 
DLL2 includes N2 delay cells. It is shown by equations in the following subsection that 
the use of different number of delay-cells allows the proposed solution to support a high 
measurement accuracy and resolution.  
 
 
Fig. 2.3.  Proposed Vernier delay line TDC utilizing two DLLs and using their 
delay lines to control delay chains. 
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A. Resolution and limitations of the proposed scheme 
When the DLLs in Fig. 2.3 are locked, the propagation delay of each delay-cell becomes 
a function of the reference clock period, 𝑇𝑟𝑒𝑓, and the number of delay cells in the delay 
lines, 𝑁1, 𝑁2. The propagation delay of each delay-cell can be calculated from  𝑡𝑑1 =
𝑇𝑟𝑒𝑓 𝑁1⁄   , 𝑡𝑑2 = 𝑇𝑟𝑒𝑓 𝑁2⁄  , where 𝑇𝑟𝑒𝑓 is the period of the reference clock, 𝑁1 and 𝑁2 
are the number of delay cells in the delay chains of DLL1 and DLL2, respectively.  
As the number of delay cells in the delay lines are not equal, we can write 𝑁2 = 𝑁1 +𝑀, 
where 𝑀 is the additional delay cells implemented in the DLL2. Thus, the resolution of 
the TDC can be calculated from 
 𝑡𝑅 =
𝑇𝑟𝑒𝑓
𝑁1
−
𝑇𝑟𝑒𝑓
𝑁1+𝑀
= 
𝑀𝑇𝑟𝑒𝑓
𝑁1(𝑁1+𝑀)
.  (1) 
It can be seen from (1) that the number of delay cells in the delay lines and the 
frequency/period of the reference clock are the main parameters to control the 
measurement resolution in the proposed circuit. The number of delay cells cannot be 
altered after fabrication and should be chosen based on the dynamic range of 
measurement and the desired measurement resolution. However, 𝑇𝑟𝑒𝑓  can be tuned 
during the measurement phase to meet the required measurement resolution.  
In practice, the resolution of the proposed circuit is limited by jitter performance of the 
circuit. The rms jitter of the proposed circuit in Fig. 2.3 can be expressed as follow [10]: 
𝜎𝑟𝑚𝑠 = √𝜎𝐷𝐿𝐿1
2 + 𝜎𝐷𝐿𝐿2
2 + 𝜎𝐷𝐿1
2 + 𝜎𝐷𝐿2
2   (2) 
where, 𝜎𝐷𝐿𝐿1,2, 𝜎𝐷𝐿1,2 are the rms jitter of the DLLs and the delay lines in the TDC. It 
should be noted that two external sources of jitter affect the precision of the 
measurement. These sources are the rms jitter of the reference clock, 𝜎𝑟𝑒𝑓  and the jitter 
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of Start and Stop signals, 𝜎𝑆𝑡𝑎𝑟𝑡, 𝜎𝑆𝑡𝑜𝑝. Since, the Stop signal is a delayed version of the 
Start signal, we can consider 𝜎𝑆𝑡𝑎𝑟𝑡 = 𝜎𝑆𝑡𝑜𝑝. The rms jitter of a DLL can be determined 
from the jitter of a single delay cell, 𝜎𝑐𝑒𝑙𝑙 as 
𝜎𝐷𝐿𝐿1,2 = √𝑁1,2𝜎𝑐𝑒𝑙𝑙 , 𝜎𝐷𝐿1,2 = √𝑁𝜎𝑐𝑒𝑙𝑙 . (3) 
 
Therefore, the total rms jitter of the proposed measurement solution in Fig. 2.3 can be 
written as: 
𝜎𝑟𝑚𝑠,𝑡𝑜𝑡𝑎𝑙 = √(𝑁1 + 𝑁2)𝜎𝑐𝑒𝑙𝑙
2 + 𝜎𝑟𝑒𝑓
2 + 2𝜎𝑆𝑡𝑎𝑟𝑡
2   (4) 
 
Fig. 2.4. Timing diagram of the proposed scheme, resolution 𝑡R= 𝑡d2 − 𝑡d1 
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It can be seen from (4) that the rms jitter increases with the number of delay cells. 
Meanwhile, increasing the number of delay cells as predicted by (1), results in a higher 
measurement resolution.  
 
(a) 
 
(b) 
Fig. 2.5.  a) Layout of proposed scheme with detail blocks b) Chip photo of 
fabricated prototype using CMOS 0.18µm technology.   
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B. Prototype circuit fabrication 
The proposed time measurement solution was implemented using TSMC 0.18um CMOS 
process as a proof of concept. The Cadence simulation environment was used to design 
and simulate the circuit. Fig. 2.5 shows the chip layout and a microphotograph of the 
fabricated prototype. The layout of the designed TDC has a compacted size of 65𝜇𝑚 ×
425𝜇𝑚.  
The building blocks of the circuit which consists of Voltage Controlled Delay Lines 
(VCDLs), phase detectors, and charge pumps and a 20-bit TDC are highlighted in Fig. 
2.5a. Two key points were considered in the delay chains’ fabrication. First, the delay-
lines were fabricated as close as possible to each other and necessary measures were 
taken to ensure symmetrical layout in order to minimize the delay mismatch between the 
TDC delay-lines. Second, the delay cell routing and placements were performed to 
ensure identical path lengths for both DLLs and delay lines in the TDC.   
A reference clock of 100 MHz clock (10ns) was used to test the circuit. Extra delay cells 
were added to the delay-lines to ensure that the DLLs can capture the lock. The total 
number of N2=70, and N1=65 delay cells were implemented in the delay lines. 
2.5. PVT VARIATION ANALYSIS 
In order to investigate the effect of process variations on the performance of the proposed 
TDC versus a conventional TDC, corner analysis for fast-fast (ff), slow-slow (ss) and 
typical-typical (tt) transistors were performed. To evaluate the effect of power supply 
variation, the supply voltage varied by ±15% from its nominal value of 1.8V. The 
implemented time measurement circuit is designed to operate from -50ºC to +75ºC.  
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Simulations were performed in the desired range of temperature variation to evaluate the 
TDC performance. The effect of temperature variations was also verified through 
measurements using the fabricated prototypes.   
Table 2.1 shows the range of PVT variations used to conduct simulations and 
measurements to verify the performance of the proposed TDC for short-time measurements 
which is 126 simulation points in total. The details of the results are discussed in the 
following section.  
 
Fig. 2.6.  Variation of transfer propagation delay for a single delay cell with ±15% 
variation of power supply voltage from 1.8, at 27°C temperature. 
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Table 2.1. Power supply voltage, temperature (PVT) varitions study plan on 
proposed scheme, 126 simutaion setup.  
Power supply voltage (%) -15 -10 -5 0 +5 +10 +15 
Temperature (°C) -50 -25 0 25 50 75 
Process corners Slow- slow Typical-typical Fast-fast 
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2.6. SIMULATION AND MEASUREMENT RESULTS 
The propagation delay variation at the room temperature for a single delay cell with 
control voltage is presented in Fig. 2.6, when the supply voltage varies from 1.53V to 
2.07V. The deviation of ±15% from the nominal supply voltage of 1.8V is considered to 
perform the simulation.  Fig. 2.6 shows that the delay fluctuations become significant when 
the control voltage falls below 1V. It also can be seen that as the control voltage exceeds 
1.4V, the variations of the propagation delay drop considerably. As a result, it can be 
concluded that the control voltage has to be close to the operating voltage of the TDC in 
order to support a higher resolution on delay changes.  
The propagation delay variation of a single delay cell for three process corners (ff, tt, ss) is 
shown in Fig. 2.7 where the temperature varies from -50ºC  to 75ºC . The delay variations 
 
Fig. 2.7.  Propagation delay variation of a delay cell with process variations 
corners. 
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are also shown in Fig. 2.7 when the DLLs are locked. It can be seen that the delay of single 
delay cell deviates by ~11ps if a conventional TDC is used, ~4ps comes from the process 
variations and ~7ps is due to temperature changes. However, in the proposed TDC the 
delay variations fall below 0.1 pico-second due to the DLL’s feedback loop.   
Fig. 2.8 shows the delay variation versus supply voltage changes over the desired 
temperature range. The propagation delay varies up to 7ps as indicated in Fig. 2.8 for a 
conventional TDC. The delay fluctuation stays under 1ps for both supply voltage and 
temperature variations in the proposed TDC.  
To illustrate the effects of PVT deviations on the propagation delay, a 3D graph is plotted 
in Fig. 2.9. The propagation delay varies from minimum of 21ps to maximum of 41ps. The 
minimum propagation delay (i.e. 21ps) occurs for the fast-fast corner when the power 
 
Fig. 2.8.  Delay fluctuation of a delay cell with variation of power supply voltage 
for circuits operating at VDD=-15,-10,-5,0,5,10,15 percent deviation from 1.8V, 
Temperature variations between -50 to +75 degrees. 
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supply voltage takes the maximum value (2.07V) and the temperature falls to the minimum 
value (-50 ºC). The maximum propagation delay happens for the slow-slow corner when 
VDD=1.53V, Temperature= 75ºC shown on the top left corner in Fig. 2.9. Experimental 
measurements were performed to confirm the simulation results. The test setup is shown 
in Fig. 2.10a. The measurement setup includes an HP 81130A as a precise pulse generator 
and an MDO 4104 oscilloscope from Tektronix. HP81130A can provide two precise clocks 
up to 400MHz. A reference clock of 100MHz was used to perform measurements. For 
simplicity Start signal was connected to the reference clock during the measurements. Fig. 
2.11 shows the measurement and simulation results of delay changes versus supply voltage 
variations. It can be seen that the measurement results follow the simulation results with a 
slight variation. Two reference clocks with time intervals from zero to 300ps are applied 
to measure the transfer function, the differential non-linearity (DNL) and the integral non-
linearity (INL) of the TDC. The DNL and INL are both measured 0.5 
 
Fig. 2.9.  Delay fluctuation of a delay cell with variation of power supply voltage 
for circuits operating at -15%, -10%, -5%, 0%,5%, 10%, 15%  deviation from 
VDD=1.8V, Temp = -50 degrees 
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and 4 LSB, respectively. The output codes of the TDC are shown in Fig. 2.10a. It can be 
seen that the digital outputs, Q12 to Q20, of the TDC are logic “0” for a time interval of 
~150ps. The TDC presents a 15ps time measurement resolution. Table 2.2 compares the 
performance of the proposed circuit with the reported designs in the literature. The results 
indicate that the proposed circuit achieves comparable performances in LSB, dynamic 
 
(a) 
 
(b) 
Fig. 2.10.  Experimental measurements.  a) Measurement setup b) The output of the 
implemented Vernier based Time-to-Digital converter for a sample time interval of 
148ps. 
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range and power consumption parameters while presenting a robust performance against 
PVT variations. 
 
 
Fig. 2.11. Measured delay changes vs. simulation results with power supply voltage 
variation from -15% to 15%. 
Table 2.2. Comparison table of proposed scheme with recent published delay line 
based TDCs.  
Ref.-Year Technology LSB Speed DR DNL INL Power Area Application 
Unit nm ps Hz ns LSB LSB mW mm2 - 
[11], 2013 CMOS-65 3.75 200M 0.45 0.9 2.3 3.6 0.02 ADPLL 
[12], 2013 CMOS-350 1.76 300M 1.8 0.6 1.9 115 2.83 PET 
[13], 2012 CMOS-350 8.88 - 74000 1 20.8 85 8.88 ToF Ranging 
[14], 2014 CMOS-65 1.12 250M 0.56 0.6 1.8 15.4 0.14 ADPLL 
[15], 2017 CMOS-130 1.74 10M - 0.41 0.79 2.4 0.06 DPLL 
[16], 2017 CMOS-180 1.6 50M - 1.7 4 0.3 0.01 ADPLL 
Proposed 
scheme 
CMOS-180 15 100M 500 0.7 4 75 0.028 Fault Detection 
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2.7. CONCLUSIONS 
A high resolution and accurate on-chip measurement circuit is needed to test new 
generation of integrated circuits in order to detect possible parametric faults and hardware 
Trojans. PVT variations limit the resolution of on-chip measurement methods 
considerably. In the proposed measurement solution two delay locked loops are utilized to 
implement a Vernier delay line based TDC. The proposed solution presents a robust 
performance against PVT variations due to the internal feedback of the DLLs. 
Measurement results on a fabricated prototype indicate that the delay associated with each 
delay cell in a conventional Vernier delay line changes by more than 3ps when the power 
supply voltage varies by ±15%. In the proposed scheme, the deviations of a cell delay due 
to the process and temperature variations are reduced to less than 0.3ps, more than tenfold 
attenuation. Experimental measurements using a fabricated prototype on CMOS 0.18µm 
process are in good agreement with the simulation results and present improved 
performance against PVT variations.  
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Chapter 3 
A PVT Resistant Coarse-Fine Time-To-Digital 
Converter  
 
3.1. INTRODUCTION 
Precise time interval measurement is essential for many applications such as biomedical 
imaging, range estimations using Time-of-Flight [1], and parametric fault detections in 
integrated circuits. New generations of integrated circuits such as Through Silicon Vias 
(TSV) based 3D ICs present new testing and manufacturing challenges. To detect TSV 
manufacturing defects affecting propagation delay, on-chip time-intervals have to be 
accurately measured by a high-resolution measurement module [2].   
The main solutions for on-chip time measurement include delay-lines, pulse shrinking 
circuits, Vernier delay lines, time stretching modules, and DLLs. Generally, increasing 
measurement resolutions reduces the dynamic range of measurement. For certain 
applications such as fluorescence lifetime imaging microscopy, a high-resolution 
measurement over a wide dynamic range is required [3]. While meeting the design 
requirements for sub-picosecond resolutions by itself is a challenging task, supporting a 
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high-resolution measurement over a wide dynamic range presents a more difficult problem 
to solve.  
A single stage TDC has a limited dynamic range, while a TDC utilizing a differential 
Vernier delay line (VDL) [1] supports a high-resolution time measurement. Various 
coarse-fine time interval measurements have recently been proposed to support a high-
resolution measurement over a wide dynamic range. In [4], a time amplifier is used to 
support a 1.25ps measurement resolution. A coarse-fine TDC implementation in 0.18 µm 
CMOS process is presented in [5], which can measure, up to 225ps with a 1.05ps 
resolution.  
Theoretically a Vernier delay line can support sub-picosecond resolution however in 
practice, the resolution is limited by noise and variations of Process, supply Voltage, and 
Temperature (PVT). Fluctuations in fabrication parameters and changes in temperature and 
supply voltage  affect the operating point of transistors and the accuracy of TDC circuits. 
Process variations change the threshold voltage of transistors and consequently the 
switching behavior of delay-cells in delay lines. Variations of power supply change the 
voltage level for switching in delay cells and affects their propagation delay. Temperature 
variation also affects the speed of delay cells and consequently the measurement resolution. 
A sub-picosecond on-chip time measurement requires a TDC with a robust performance 
against PVT variations. 
In this paper, a new coarse-fine two-stage TDC controlled by two DLLs is proposed. The 
first stage utilizes a delay line based TDC to coarsely quantize the input time-interval. The 
output of the first stage is used to feed a Vernier delay line with a high measurement 
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resolution. The delay cells in both coarse and fine stages of measurement are controlled by 
delay-locked-loops to minimize the effects of PVT.  
The rest of the paper is organized as follows. The operation principle of the proposed 
scheme is presented in section II. The calibration process to compensate nonlinearities is 
covered in section III. Simulation results and PVT effects on the measurement resolution 
are discussed in section IV. Finally, section V concludes the results.  
3.2. PROPOSED DLL BASED COARSE-FINE TIME TO DIGITAL 
CONVERTOR 
A. Concept description 
Fig. 3.1 shows the conceptual block diagram of the proposed scheme. It includes two 
TDCs; the first one measures the input interval with a coarse resolution of 𝜏1. The output 
of TDC1 in Fig. 3.1 is applied to TDC2 which has high resolution time interval 
 
Fig. 3.1 Conceptual block diagram of proposed scheme. 
 
 
 
 
 
40 
measurement by 𝜏1 − 𝜏2.  The schematic diagram of the employed VDL based TDC is 
shown in Fig. 3.2. The “Start” signal is applied to a voltage controlled delay line (VCDL) 
with a propagation delay of τ1 and the “Stop” signal is applied to another delay line with 
τ2. The difference between the rising edges of the “Stop” and “Start” signals reduces by  
𝜏1 − 𝜏2 after each stage. The output of flip-flops connected to the delay  lines remain logic 
 
Fig. 3.2 Timing diagram of fine TDC, resolution = 𝜏2 − 𝜏1 
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low as long as the Start signal is behind the Stop signal. When the Start signal passes the 
Stop signal, the output of the flip-flop (𝑄𝑛) becomes the logic high. The timing diagram of 
TDC2 is shown in Fig. 3.2. 
The resolution and the accuracy of the TDC in Fig. 3.2 varies considerably with PVT 
variations. To minimize the effect of PVT, a DLL can be used to ensure that the propagation 
delay remains constant in the delay-cells regardless of PVT variations. The TDC in Fig. 
3.2 is used as a sub-block, marked as TDC2, in the proposed solution as shown in Fig. 3.3. 
TDC2 is used to support high-resolution measurement. Another TDC, TDC1 in Fig. 3.3, is 
utilized for coarse measurement. Both TDCs are connected to DLLs to ensure the 
robustness against PVT variations.  
The number of flip-flips with logic low in TDC1 represents the coarse delay difference 
between the Start and the Stop signals. The output of TDC1 is connected to TDC2 for fine 
measurement resolutions. To feed a delayed version of “Start”, “Startdn” signals in Fig 3.3, 
 
 
Fig. 3.3 Proposed PVT resistant coarse-fine time-to-digital converter 
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a multiplexer (MUX1) is used. The inputs of the multiplexer are connected to the delayed 
versions of the “Start” signal, which are “Startd1” to “StartdN”. The multiplexer output is 
selected based on the output of the coarse TDC. To compensate the delay added by the 
multiplexer to the path of the Start signal, another multiplexer (MUX2) with the same 
propagation delay has been added to the path of the Stop signal as indicated in Fig. 3.3. 
B. Resolution  
The DLLs in Fig. 3.3 are fed with reference external clocks. Due to the inherent feedback 
of DLL systems, the propagation delay of each cell at the locked state remains constant 
regardless of PVT variations. The control voltage of the delay cells in the DLLs are 
connected to the control voltage of the delay cells in the TDCs. As a result, the propagation 
delay of the delay cells in the TDCs will also remain independent of PVT variations. The 
propagation delay of cells in a free running delay line is affected considerably by PVT 
variations while the propagation  delay of the cells in a DLL remains constant in the locked 
state.  
When the DLLs in Fig. 3.3 are locked, the resolution of the coarse (𝑡𝑅𝐶) and fine (𝑡𝑅𝐹) 
blocks can be determined from: 
𝑡𝑅𝐶 =  𝜏1  (1) 
𝑡𝑅𝐹 =  𝜏1 − 𝜏2  (2) 
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where 𝜏1 = 𝑇𝑟𝑒𝑓1/𝑁1, 𝜏2 = 𝑇𝑟𝑒𝑓2/𝑁2, 𝑁1 , and 𝑁2 are the number of gates of the delay 
lines in DLL1 and DLL2, and 𝑇𝑟𝑒𝑓1 and 𝑇𝑟𝑒𝑓2  are the period of Ref1 and Ref2 clocks, 
respectively. Therefore, the highest resolution that can be achieved is given by: 
𝑡𝑅𝐹 =
𝑇𝑟𝑒𝑓1
𝑁1
−
𝑇𝑟𝑒𝑓2
𝑁2
      =
((𝑁1+𝐾)𝑇𝑟𝑒𝑓1−𝑁1𝑇𝑟𝑒𝑓2)
𝑁1(𝑁1+𝐾)
  (3) 
where K is the number of delay cells in  the second delay line, DL2 . The measurement 
resolution of TDC2 can be controlled by selecting two main parameters. First, by choosing 
two different reference frequencies with a slight difference, one can control 𝑇𝑟𝑒𝑓 on both 
DLLs. Second, the resolution can also be controlled by using a different number of delay 
cells in the delay line of DLL2. This will lead to a faster path for “Stop” signal than “Start” 
signal. Also, by selecting a different number of TDC elements including DFFs and their 
associated delay cells, the number of bits on coarse and fine blocks can be determined. This 
configuration supports a programmable measurement range.  
The dynamic range of the circuit is determined by the coarse block TDC1 which can be 
extended by adding more delay cells to TDC1. It is possible to apply the same clock to both 
DLLs if a different number of delay cells are selected in each DLL. 
C. Dynamic Range  
The dynamic range of the proposed fine Vernier based TDC with M delay cells in the delay 
line is defined by 
𝑡𝐷𝑅_𝐹𝑖𝑛𝑒 = 𝑀 ∗ (𝜏1 − 𝜏2) = M ∗ (
𝑇𝑟𝑒𝑓1
𝑁1
−
𝑇𝑟𝑒𝑓2
𝑁2
) (4) 
The overall dynamic range can be determined from the dynamic range of the coarse TDC 
which is given by: 
 
 
 
 
 
44 
𝑡𝐷𝑅_𝑐𝑜𝑎𝑟𝑠𝑒 = 𝑁 ∗ 𝜏1 (5) 
From (5) the dynamic range can be controlled by changing N or the number of delay cells 
in the coarse block, TDC1.  
D. Jitter Performance  
In practice, the resolution of the proposed circuit is limited by jitter performance of the 
DLLs. The RMS jitter of a DLL can be determined from the jitter of a single delay cell, 
𝜎𝑗𝑖𝑡𝑡𝑒𝑟 as described in [6]: 
𝜎𝐷𝐿𝐿 = √𝑁𝜎𝑗𝑖𝑡𝑡𝑒𝑟 (6) 
The measurement error in the  th stage of a Vernier delay line is calculated from: 
𝜎𝑛 = √ (
𝜎𝐷𝐿𝐿_1
2
𝑁1
+
𝜎𝐷𝐿𝐿_2
2
𝑁2
) (7) 
where, 𝜎𝐷𝐿𝐿1
2  and  𝜎𝐷𝐿𝐿2
2  are the jitter of DLL1 and DLL2, respectively. For 𝐾 = 1, 𝑁 =
𝑁 + 1 , and assuming 𝜎𝐷𝐿𝐿1
2 = 𝜎𝐷𝐿𝐿2
2  for N>>1, the Vernier delay line error can be 
calculated from:  
𝜎𝑛 = √ (
2
𝑁
)𝜎𝐷𝐿𝐿 (8) 
The resolution margin is limited by the number of delay cells and jitter performance of the 
total delay line. It can be seen from (8) that the resolution can be increased using a high 
frequency clock or choose a large number of delay cells in the DLL.  
E. PVT Performance  
Different parameters in the fabrication process can cause device performance variations. 
For instance, the exposure time results in different lengths and widths for transistors, which 
affect their parasitic capacitances. To study the effects of process variations on the 
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conventional and the proposed time-to-digital converter, the performance of both circuits 
have been investigated by using transistors’ parameters on slow-slow, fast-fast and nominal 
corners. The delay sensitivity with the supply voltage variations is given by [7]: 
 𝑆𝑉𝐷𝐷
𝜏𝐷 = lim
∆𝑉𝐷𝐷→0
∆𝜏𝐷 𝜏𝐷⁄
∆𝑉𝐷𝐷 𝑉𝐷𝐷⁄
=
𝑉𝐷𝐷
𝜏𝐷
∙
𝑑𝜏𝐷
𝑑𝑉𝐷𝐷
 
Temperature variations affect the switching threshold voltage of transistors. The threshold 
voltage variations can be determined from  
 𝑉𝑇𝐻(𝑇) = 𝑉𝑇𝐻(𝑇𝑟) − 𝑘𝑣𝑡(𝑇 − 𝑇𝑟) 
where 𝑇𝑟 is room temperature and 𝑘𝑣𝑡 is a constant value between 1-2 mV/K. The 
Threshold voltage decreases as temperature increases which leads to a lower gate 
propagation delay. 
3.3. CALIBRATION PROCESS 
One of the main issues of delay-line based TDCs is the  different delay values for each 
delay-cell which causes different quantization levels. The Integral Nonlinearity (INL) and 
the Differential Nonlinearity (DNL) are used to characterize the linearity performance of a 
TDC. This nonlinearity causes TDC quantization error.  
Different calibration methods can be used to minimize the nonlinearity effects. To fine 
tune, a direct calibration method can be used for the proposed TDC in this work. In direct 
calibration methods, two external signals with a precise delay difference between them 
(Tin) are applied to each TDC [9]. The applied time-interval is increased by a small value 
of ε at each step and the output of the TDC is recorded. The result of such a measurement 
is used to minimize the nonlinearity effect.  
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3.4. SIMULATION RESULTS 
To verify the proposed time interval measurement, the circuit in Fig. 3.3 was implemented 
in Advanced Design System (ADS) environment using TSMC 65nm CMOS technology. 
The parameters of 𝑁 = 15 and 𝑓𝑝 = 10M𝐻𝑧 were selected to perform simulations. Fig. 
3.4 shows the performance of the proposed TDC compared to the conventional VDL based 
TDC when the supply voltage changes by ±15%. Delay values have been measured in the 
circuit by applying power supply voltages from 0.85V (-15%) to 1.15 (+15%). It can be 
seen that the delay varies by ±3ps in the conventional VDL based TDC while in the 
proposed circuit, the variations are in the range of 0.1ps. Fig. 3.5 shows the performance 
of the proposed method with the process and temperature variations using slow-slow(ss), 
 
Fig. 3.4.  Propagation delay variation of a delay cell with variation of power supply 
voltage for circuits operating at VDD=1V, the proposed circuit less than 0.1% for supply 
voltage variations of ±15%. 
 
 
Fig. 3.4.  Propagation delay variation of a delay cell with variation of power supply 
voltage for circuits operating at VDD=1V, the proposed circuit less than 0.1% for supply 
voltage variations of ±15%. 
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typical-typical(tt) and fast-fast(ff) transistors for corner analysis. It can be seen that the 
propagation delay of the delay cells for each corner changes by more than 5ps in the 
conventional TDC. In the proposed method for all three corners of ss, tt and ff, the 
propagation delay becomes almost equal and variations with temperature from -40º to 100º 
falls to less than a 0.1ps.  This is due to the internal feedback of the employed delay-locked 
loops where the delay of each delay cell is adjusted to a certain value through the feedback 
in the DLL systems.   
3.5. CONCLUSION 
An accurate short time measurement circuit is needed for a wide range of applications 
including parametric fault detection on the new generation of integrated circuits such as 
 
Fig. 3.5.  Propagation delay variation of a delay cell with process variations. 
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3D ICs. The accuracy and resolution of on-chip time measurement is heavily affected by 
process, supply voltage and temperature variations. In this work, a new on-chip time-to-
digital converter is presented to support a high measurement resolution. In the proposed 
circuit, two delay-locked-loops are utilized to minimize the effects of PVT variations on 
the measurement results. Simulation results using TSMC 65nm CMOS technology indicate 
that the delay of each delay cell in a conventional Vernier delay line changes by more than 
four picoseconds when the power varies by ±15%, while in the proposed circuit under the 
same simulation conditions the delay variation of each cell remains less than a few 
femtoseconds. Likewise, in the proposed measurement scheme the deviations of a cell 
delay due to process and temperature variations are attenuated significantly due to the 
DLLs’ internal feedback.  
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Chapter 4 
A Hardware Trojan Activity Magnifier 
  
4.1. INTRODUCTION 
The fabrication process of Integrated Circuits (ICs) are outsourced to external 
manufacturers across the globe to reduce the costs of fabrication. Untrusted third-party 
firms can insert malicious circuits, called Hardware Trojans (HTs) into the fabricated chips. 
Hardware Trojans can leak critical information or cause catastrophic damages to electronic 
devices. Hardware Trojans are difficult to detect using manufacturing tests as they may not 
get activated in the test phase.  
Different methods, such as circuit delay analysis, Trojans full activation, probabilistic 
analysis, design characteristics extraction, thermal profile tracking, and power mapping 
methods have been proposed for hardware Trojan detection [1]-[5]. Power fingerprints 
have been used to detect a Trojan in presence of various noise sources [6]. In this method, 
a series of random patterns are applied to the Circuit Under Test (CUT) to identify Trojan. 
In [7] a method using power supply transient responses is presented to detect Trojans. The 
authors have investigated the detection sensitivity in the presence of measurement noise 
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and background switching activities. A calibration technique is developed to accurately 
compare the CUT responses with a golden reference circuit. In [8], a partitioning method 
is proposed to enhance the chance of Trojan detection in which the CUT is divided into 
sub-circuits to limit the search area for Trojans. Power analysis which is commonly used 
for side-channel attacks can be utilized to detect Trojans. In most of the available methods, 
it is assumed that a Trojan footprint exceeds the background noise. However, this 
assumption is not fulfilled if the Trojan is designed to have a minor signature. This is true 
particularly for new technologies such as 3D ICs where the background noise on the supply 
is relatively high due to multi die bonding.  
Side channel attacks using power analysis are widely used by attackers to identify crypto-
cores and extract their critical on-chip information [9]-[11]. The footprint of switching 
activities on the power supply rail is used by attackers to identify crypto-cores and extract 
on-chip information [12]. While power analysis is commonly used to perform side-channel 
attacks [13], it can also be used to detect Trojan activities. To avoid easy Trojan detection, 
an adversary may design a Trojan with a negligible impact on the power lines. A Trojan 
footprint on the power lines can be masked by various sources, including circuit noise, 
cross talk, ambient noise, and other random variations that manifest themselves on the 
supply line during the circuit operation. A Trojan footprint on the supply rails has to be 
greater than the noise level on the supply path, otherwise it becomes impossible to detect 
it through power analysis. To overcome this problem, circuit partitioning methods are 
proposed to improve Trojan detection rate by splitting the CUT into multiple regions. 
Partially activating a circuit can increase Trojan-to-circuit switching activity and raises the 
Trojan-to-circuit power consumption [14]. There are various partitioning techniques 
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among them clock gating is a popular technique which is commonly used to limit the 
dynamic power consumption in synchronous circuits [15],[16]. The main drawback for the 
partitioning method is the fact that increasing the number of partitions may result in a 
Trojan split between different partitions where the Trojan is partially activated.  
In this paper, a new method is presented to ensure that Trojan activities are not masked by 
the background noise. In the proposed solution, a Trojan imprint on the supply path is first 
amplified and then the Trojan is identified through detection techniques. If the Trojan 
imprint on the supply rail is considered as the desired signal, the proposed method improves 
the signal-to-noise ratio and increases the probability of Trojan detection. To detect a 
Trojan in this work, the phase and the power of the spikes created by a Trojan on the power 
lines are measured. The ISCAS’85 benchmark circuit [17] is used to verify the performance 
of the proposed solution. The rest of the paper is organized as follows. Section II explains 
why switching activities of digital circuit leave a footprint on the power supply lines. The 
proposed Trojan detection solution is presented in section III. Section IV and V presents 
the simulation and measurement results, respectively. Finally, the conclusions are 
summarized in section VI.  
4.2. BACKGROUND 
There are many sources of noise in circuits that corrupt the supply voltage including cross 
talk, leakage current, charge sharing and mismatch, however the main contributor to the 
supply voltage fluctuation in digital circuits is the switching activates.  
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A. Switching profile on the power supply lines 
To understand the nature of switching footprint on the supply path and explain the proposed 
solution, the operation of an inverter at the transistor level is analyzed. For the inverter 
shown in Fig. 4.1a, the path that connects the inverter to the supply voltage can be modeled 
by an inductor, 𝐿 and a resistor,   as shown in Fig 1b. Initially we assume that the circuit 
is in the steady state with logic high at the input where M2 is ON and M1 is OFF. If the 
input state changes to logic low, M2 turns off and M1 turns on and the output experiences 
a transition. The transition from logic-low to logic-high at the output happens typically in 
a few picoseconds. During the output transition for a short period of time both M1 and M2 
turn on and a direct path from VDD to ground opens. As a result, the current drawn from 
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Fig. 4.1. (a) a CMOS inverter. (b) Simplified equivalent circuit.  
 
 
 
 
54 
the power supply path suddenly rises. Assuming that the current variation during the 
transition is represented by ∆𝐼 and the time it takes is represented by ∆𝑡, the voltage across 
the inductor, 𝑉𝐿 can be calculated from 𝑉𝐿 = 𝐿(∆𝐼/∆𝑡) . L and ∆I depend on many factors 
and their range of variations can be considerably different from one circuit to another. For 
a typical CMOS integrated circuit, 𝐿  can be a few nano-henry and ∆𝐼  can be a few 
milliamps. Assuming ∆𝑡 is a few picoseconds, the voltage drop across the inductor can 
vary from a few millivolts to tens of millivolts. The voltage across the inductor creates 
spikes on the supply line whenever signal transitions happen at the inverter output. From 
this observation, two important points can be concluded which are (a) switching activities 
at the output of logic gates fluctuate the supply voltage and (b) the fluctuation level 
increases as the supply path inductance rises. Many design techniques have been developed 
to reduce or eliminate the effects of switching activities on the supply lines to protect 
circuits against side channel attacks. If the effect of switching activities on the power 
supply path can be used by adversaries to extract critical on-chip information, it can also 
be used against them by circuit designers to identify malicious activities of Trojans.  
4.3. PROPOSED TROJAN DETECTION SOLUTION 
In this work contrary to the common approach against power–based side-channel attacks, 
the footprint of switching activities is intentionally amplified in the test phase to have a 
better Trojan visibility and detect possible malicious circuits. From 𝑉𝐿 = 𝐿∆𝐼/∆t it can be 
seen that there is a linear relationship between the voltage of switching spikes on the power 
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supply lines and the inductance. An external inductor can be added to the power supply 
path in the test phase to amplify the switching footprint. The inductor has to be chosen 
properly to ensure that the supply voltage fluctuations remain in the boundary defined by 
𝑉𝐷𝐷 ± 10% to ensure circuit functionality. 
A. Transfer function of switching activities 
The basic analysis in the previous section reveals that the power supply lines are affected 
by switching activities, however it does not reveal the transient response of the supply path 
to the switching activities. In this part, a transfer function to specify the effects of logic 
gate activities on the supply lines is developed. Fig. 4.2a indicates a digital gate or a CUT 
which is connected to the supply voltage. The 𝐿  and   in the circuit represent the 
inductance and resistance of the supply path respectively. C𝑠  and C𝐿 are the parasitic 
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(b) 
Fig. 4.2. (a) Circuit model for a device-under-test connected to the power supply. 
(b) Equivalent circuit model. 
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capacitances of the power supply and the CUT. During the transition from high-to-low or 
from low-to-high, ∆𝐼  current passes from the supply to the ground. To determine the 
variation of the supply voltage across the load after a switching, the response of the 
equivalent circuit in Fig. 4.2b to ∆𝐼 is calculated. The load voltage variation, ∆𝑉, is given 
by ∆𝑉 = ∆𝐼.  𝑍𝑖𝑛 where  𝑍𝑖𝑛 is the impedance seen by the load and determined from: 
 𝑍𝑖𝑛 = (𝐿 +  )||
1
𝐶𝑠
  (1) 
Substituting (3) in (2), the transfer function of ∆𝑉𝐷𝑈𝑇/∆𝐼 can be calculated from:  
∆𝑉𝐷𝑈𝑇
∆𝐼
( ) =
𝐿𝑠+𝑅
𝐿𝐶𝑠2+𝑅𝐶𝑠+1
  (2) 
Eq. (2) represents a second order system with a zero at −𝐿/  and two poles at 𝑝1,2 = 𝜔𝑛[−𝜉 ±
√𝜉2 − 1] . 
where 𝜉 =
𝑅
2
√
𝐶
𝐿
 and 𝜔𝑛 =
1
√𝐿𝐶
 . For typical values of 𝐿 and  , the zero is excited at lower 
frequencies and as the frequency increases and becomes closer to the natural frequency, 
𝜔𝑛, the poles are excited. For 𝐿 = 10nH,  = 1Ω, and 𝐶 = 0.2pF the poles are located 
at 𝑝1,2 = 10
−10(−0.005 ± 𝑗3.16) while the zero is located at 𝑧 = −108. The magnitude 
and the phase responses of such a system is shown in Fig. 4.3. It can be seen that the system 
behaviour is initially dominated by the zero and the system presents a high pass filter 
response. At high frequencies where the poles are excited the high pass effect of the zero 
is cancelled out and the system becomes a low pass filter. It can be seen that the gain has a 
sharp peak as the frequency approaches 𝜔𝑛. Inserting a Trojan to a circuit not only can 
affect the switching footprint on the supply paths but also can reduce the load resistance. 
The leakage current consumed by the Trojan changes the load current and varies the total 
resistance,  , in the equivalent circuit accordingly. Thus, a Trojan can be detected by 
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monitoring the amplitude of the spikes on the supply voltage lines as well as the delay 
variations of the spikes. To evaluate the performance of the proposed solution and examine 
the time domain responses, an inverter from CMOS 0.18μm technology is used to conduct 
transient simulations in Cadence environment. Fig. 4.4 shows the switching footprint of 
 
 
(a) 
 
(b) 
Fig. 4.3. (a) Magnitude, and (b) Phase of the transfer function representing the voltage 
spikes created by switching activities of digital circuits.  
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the inverter when different inductors are inserted in the power supply path. It can be seen 
that the amplitude of the spikes rises as the inductance increases. These results are in good 
agreement with the results predicted by the transfer function in Eq. (2). 
B. Proposed technique in the presence of noise 
Detecting a Trojan from its switching effects on the supply lines is challenging particularly 
in the presence of circuit noise. If a Trojan footprint on the supply rail falls below the noise 
 
 
Fig. 4.4. Switching footprint of an inverter when an inductor is inserted between power 
supply voltage and the circuit under test (a) L = 0, (b) L=5nH, (c) L=10nH, (d) L=15nH, 
(e) clock. 
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on the supply rail, it becomes impossible to detect the Trojan. To overcome this limitation, 
the Trojan switching footprint has to be amplified without increasing the noise on the 
supply rail. It is shown in this section that this objective can be achieved by adding an 
inductor to the supply rail. This minor circuit modification, increases the signal-to-noise 
ratio (SNR) by a factor of (𝑄)2at frequencies lower than the natural frequency, 𝜔𝑛. 𝑄 is 
the quality factor of the added inductor. Such a significant SNR improvement allows the 
detection of malicious switching activities by Trojans. In the following analysis, the 
switching footprint of a Trojan on the supply rail is considered to be the desired signal and 
the noise in the circuit is assumed to be dominated by the thermal noise. 
Fig. 4.5(a) shows a simplified circuit model for a digital gate connected to a supply voltage. 
It is initially assumed that the supply path presents just ohmic resistance,  , and no 
inductance. The capacitor, 𝐶 in the model represents the gate’s parasitic capacitance. The 
supply voltage variation, ∆𝑉𝑜𝑢𝑡, due to the switching activities can readily be calculated 
from 
 ∆𝑉𝑜𝑢𝑡( ) =  ∆𝐼/( 𝐶 + 1) (3) 
 The equivalent circuit for noise power calculation is shown in Fig. 4.5(b) in which  𝑛 is 
the equivalent noise resistance of the device-under-test. For the equivalent circuit in Fig 
5(b) which includes a capacitor and a resistor the power of the noise [18] at the output is 
given by 𝑘𝑇/𝐶, where k is the Boltzmann factor and T is the temperature. The maximum 
SNR in this case is given by 
 𝑆𝑁 1 = ( ∆𝐼)
2/(𝑘𝑇/𝑐) (4) 
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If an inductor is added to the circuit as shown in Fig. 4.4c, the output voltage 
variations, ∆𝑉𝑜𝑢𝑡, at frequencies lower than 𝜔𝑛 can be calculated from Eq.(2). For a 
frequency range of 𝑓𝑧 < 𝑓 < 𝜔𝑛/2𝜋, the system represented by the transfer function 
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Fig. 4.5. (a) Circuit model for a device-under-test connected to a power supply with a 
resistor. (b) Equivalent circuit model. (c) Circuit model for a device-under-test 
connected to power supply with a resistor and an inductor. 
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in Eq. (2) behaves like a high pass filter due to the zero in the system and the response 
can be estimated by  
 ∆𝑉𝐷𝑈𝑇( ) ≈ ∆𝐼(𝐿 +  )  (5) 
where 𝑓𝑧 is the frequency of the zero in the transfer function. Thus ∆𝑉𝑜𝑢𝑡( ) can be 
determined from  
 ∆𝑉𝑜𝑢𝑡( ) = ∆𝐼|𝐿 +  | → ∆𝑉𝑜𝑢𝑡 = ∆𝐼 √1 + (𝐿𝜔/ )2  (6) 
For 𝑄 = 𝐿𝜔/  > 4, we have ∆𝑉𝑜𝑢𝑡~𝑄∆𝐼 . The total power of the noise in this case does 
not change considerably and still can be estimated by 𝑘𝑇/𝐶. This is due to the fact that the 
area under the transfer function which defines the noise bandwidth does not change 
considerably. Thus, the signal to noise ratio can be estimated by 
 𝑆𝑁 2~(𝑄 ∆𝐼)
2/(𝑘𝑇/𝐶) = 𝑄2𝑆𝑁 1  (7) 
It can be seen that the added inductor has increased the signal-to-noise ratio by a factor of 
𝑄2.  As the frequency approaches 𝜔𝑛 , the SNR improvement becomes even more 
significant. The magnitude of the transfer function in Eq. (2) becomes maximum at the 
natural frequency, 𝜔𝑛.  At this frequency, the magnitude of the denominator takes its 
minimum value of 2ξ . Thus the transfer function in Eq. (2) is simplified to 
 
∆𝑉𝐷𝑈𝑇
∆𝐼
( ) =
|𝐿𝑗𝜔𝑛+𝑅|
(2𝜉)2
=
𝑅√1+(𝐿𝜔𝑛/𝑅)2
(2𝜉)2
  (8) 
Representing 𝑄 = 𝐿𝜔𝑛/  and considering the fact that for real circuits 𝐿𝜔𝑛/ ≫ 1 we 
can estimate the magnitude of √1 + (𝐿𝜔𝑛/ )2 with 𝑄 and we have  
 ∆𝑉𝑜𝑢𝑡 ≈ ∆𝐼 𝑄/4𝜉
2  (9) 
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 Thus, the signal to noise ratio at the natural frequency, 𝜔𝑛, can be estimated by 
 𝑆𝑁 2~(
∆𝐼𝑅𝑄
4𝜉2
)
2
/ (
𝑘𝑇
𝐶
) =
(∆𝐼𝑅)2
(𝑘𝑇/𝐶)
(𝑄/4𝜉2)2  (10) 
and thus we have  
 𝑆𝑁 2~ 𝑆𝑁 1(𝑄/4𝜉
2)2  (11) 
It can be seen that the added inductor has increased the signal-to-noise ratio by a factor 
of (𝑄/4𝜉2)2. Since 𝜉 in a real circuit is much smaller than one, the SNR improvement in 
this case becomes significantly higher than the case where there is no inductor in the circuit.  
C. Trojan detection procedure 
In general, as the ratio of a Trojan size with respect to the main circuit decreases the Trojan 
detection success rate falls. This problem becomes more difficult to overcome as the 
technology evolves. For instance, Trojan detection in 3D ICs is more challenging as the 
background noise in such circuit can mask the Trojan activities. One can partition the chip 
to sub-regions and use separate power grid in each region to detect suspicious Trojan in 
the desired region [19]-[20]. The combinational or sequential Trojans can be detected by 
this method. The proposed solution reduces the need for the circuit partitioning. A 
combination of the circuit partitioning techniques and the Trojan magnification method can 
be employed in practice to detect Trojans. The flowchart of the Trojan detection is shown 
in Fig. 4.6. In this procedure, the power is applied to the selected segment through an 
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inductor, then the power of switching spikes is measured and compared with the measured 
power form the reference/golden circuit. If the power difference exceeds an acceptable 
level in any segment, Trojan is reported. Otherwise, the CUT is considered Trojan-free.  
4.4. SIMULATION RESULTS  
The proposed scheme is evaluated with different Trojan sizes to see how the profile of the 
spikes on the supply path of the main circuit is affected. The ISCAS’85 benchmark circuits 
were used to conduct the experiments and verify the results. The C432 circuit from 
 
 
Fig. 4.6. Flowchart of Trojan detection procedure. 
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ISCAS’85 benchmark which is a 27-channel interrupt controller is used as the main circuit. 
The simulations were performed in the Cadence Virtuoso design environment. 
A. Switching imprint on the power supply path vs. inductance 
In the first experiment, the effect of adding an inductor to the supply voltage path is 
investigated without the noise. Fig. 4.7 shows the variation of the voltage on the power 
supply versus different inductor values in the time domain. It can be seen that the peak of 
the overshoots increases as the inductance value rises. Moreover, it can be seen that the 
delay between the peak of the signal with respect to the rising edge of the clock increases 
with the inductor value. These results are in agreement with the circuit response predicted 
by the transfer function in Eq. (2). 
 
 
Fig. 4.7. Supply path voltage variations vs. different inductance values (a) VDD (b) Vin 
(clock). 
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B. Effect of circuit noise on the switching imprint 
To study the noise effect on the proposed solution, a noise source is added to the supply 
path of the circuit. Fig. 4.8a, shows the results when there is no external inductor between 
the power supply and the circuit. The simulation results for the same circuit with 5nH, 
10nH, and 15nH inductors are also shown in Fig. 4.8. It can be seen that the amplitude of 
the spikes increases with the inductor values. To evaluate the effect of inductance on the 
 
 
Fig. 4.8. Switching imprint on the supply path in the presence of noise (a) without an 
inductor. (b) with a 5nH inductor. (c) with a 10nH inductor. (d) with a 15nH inductor. 
(e) clock rising edge.  
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power of switching imprint, the supply path inductor was varied from 0 to 15nH and the 
power gain for the spikes on the supply path were determined through simulation.  
 
 
 (a) 
 
(b) 
Fig. 4.9. (a) The ISCAS’85 C432 interrupt controller circuit used to perform simulation. 
(b) N-bit sequential counter inserted to the device-under-test as a Trojan.  
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C. Effect of Trojan on the switching imprint 
Fig. 4.9(a) shows the C432 circuit from ISCAS 85 benchmark and a sequential Trojan used 
to perform the experiments. The C432 circuit from the ISCAS’85 is a 27-channel interrupt 
controller. The input channels are grouped into three 9-bit buses (we call them A, B and 
C), wherever the bit position within each bus determines the interrupt request   priority. A 
forth 9-bit input (called E) enables and disables interrupt requests inside the respective bit 
positions. The added Trojan is an N bit counter [21] which upon trigger affects the value 
of its internal states or the output data as shown in Fig. 4.9(b).  
To determine the power gain, the power of the spikes on the supply path with and 
without an inductor are determined and then the ratio of the powers are calculated. Fig. 
4.10 shows the power gain of Trojan switching imprint versus the supply path inductance 
for different Trojan sizes. It can be seen that the power gain rises as the supply path 
inductance increases. In addition, it can also be seen that the power of the switching imprint 
rises as the ratio of the Trojan to circuit size increases. These results are in close agreement 
with the results of theoretical analysis. It has to be noted that a limited power gain  can be 
achieved in this method. There is an upper limit for the inductor value since the level of 
the spikes on the supply line has to be limited to ensure the functionality of the circuit-
under-test.  
The difference between the supply voltage of the circuit-under-test and the supply voltage 
of the reference Trojan free circuit is used for power analysis and Trojan detection. 
Simulation results in Fig. 4.11 indicate the supply path voltage variation before and after 
the Trojan insertion and before and after adding a 10nH inductor to the supply path. It can 
be seen in Fig. 4.11(a) that there is a small spike at the rising edge of the clock on the 
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supply line when there is no inductor added to the supply line. If a Trojan is added to the 
same circuit as shown in Fig. 4.11(b) the switching imprint will not vary considerably. 
When a 10nH inductor is added to the supply path of the circuit as indicated in Fig. 4.11(c), 
the switching imprint becomes more prominent compared to the case where there is no 
inductor. In this case, if a Trojan is added to the circuit the switching imprint variation 
becomes significantly higher than the case without the inductor. The difference between 
the supply voltage variation 
 
 
 
Fig. 4.10. The power gain of Trojan switching imprint versus supply path inductance. 
The gain increases as the inductance rises. A higher power gain is also achieved as the 
ratio of Trojan area to circuit size increases. 
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 for both cases of with and without the inductor are determined using Cadence calculator. 
The results in Fig. 4.12 indicates the difference between the supply voltages of the Trojan 
infected circuit and the Trojan free circuit. It can be seen that the supply voltage variation 
when a 10nH inductor is added to the supply path becomes significantly higher. To get a 
performance parameter for comparison, the power of the voltage spikes for both cases of 
with and without the inductor are determined. The power of the signal in Fig. 4.12(a), 
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(c) 
 
(d) 
Fig. 4.11. Switching imprint on VDD signal for 4 scenarios (a) Trojan free circuit without 
a supply voltage path inductor (b) Trojan infected without a supply path inductor, (c) 
Trojan free with a10nH inductor added to the supply path, and (d) Trojan infected with 
a10nH inductor added to the supply path. 
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where the inductor is added, is about 200 times higher than the power of the signal in Fig. 
4.12(b), where there is no inductor in the supply path. Such a significant improvement on 
the Trojan imprint can increase the visibility and the Trojan detection rate.  
D. Effect of Trojan size on the switching delay imprint 
In addition to the power of the switching activities on the supply path, the effect of Trojan 
on the delay can also be observed to detect a Trojan. Adding a Trojan to the circuit-under-
test affects the delay difference between the rising edge of the clock and the switching 
imprint on the supply path as shown in Fig. 4.13. To evaluate the effect of Trojan size on 
the delay difference, counters with 1 to 8 cells are added to the C432 circuit as Trojans. 
Simulations were performed with L=10nH added to the supply path and the delay 
difference between the infected circuit and the reference Trojan infected circuit were 
 
 
(a) 
 
(b) 
Fig. 4.12. The difference between the supply voltages of the Trojan infected circuit and 
the Trojan free circuit. (a) with L=10nH and (b) with L=0.  
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measured. The results in Fig. 4.13 shows that as the Trojan size increases, the delay 
difference between the responses of the Trojan free circuit and the Trojan infected circuit 
rises.  
4.5. MEASUREMENT RESULTS AND DISCUSSION 
An experiment was conducted to verify the effect of supply path inductance on the 
switching imprint. The measurement  setup which is shown in Fig. 4.14 includes a precise 
pulse generator (HP 81130A), a mixed signal oscilloscope (MDO 4104), a 30nH inductor 
and the circuit under test. A separate calibration was performed to cancel out the inductance 
of the wires connecting the circuit. In this experiment, the switching imprint on the supply 
was first recorded without the inductor. Then the inductor was added to the supply path 
 
 
Fig. 4.13. Delay difference between the Trojan free circuit and the Trojan affected 
circuit when Trojan size changes from 1 cell to 8 cells counter with a10nH inductor 
added to the supply path. 
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and the experiment was repeated. A 10MHz square wave with a rising time of 1ns was 
applied to the input of the CUT during the measurements.  
Fig. 4.15 shows the measurement results at the rising edge of the clock. It can be seen that 
the imprint of the switching activity without an inductor has a much lower profile compared 
to the case where a 30nH inductor is added to the supply path. The peak values of the 
signals are 872mV with the inductor and 85mV without the inductor. The second 
experiment is conducted to show how the supply path inductance can be utilized to have a 
better visibility for Trojan activates. Fig. 4.16 indicates the measurement results for the 
Trojan free and the Trojan infected  
circuit with a 30nH inductor added to the supply path. It can be seen that the phase and the 
amplitude of the switching imprint are both affected by the Trojan. The difference between 
the peak of the spikes on the supply path as shown in Fig. 4.16 is 116mV. If the inductor 
 
Fig. 4.14. Experimental measurements setup which includes a precise pulse generator 
and an oscilloscope. 
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is removed from the supply path the difference between the amplitude of the spikes falls 
from 116mV to less than 10mV.  
4.6. CONCLUSIONS 
Side channel attack using power analysis is a known a technique which relies on the 
switching imprint of crypto-cores on the supply path. In principle, the same technique can 
 
Fig. 4.15. The effect of supply path inductance on the switching imprint. When a 30nH 
indictor is added to the supply path the switching activity presents a strong imprint on 
the supply path compared to the case where the inductor is removed for the supply path.  
L=30nH
L=0nH
  
 
Fig. 4.16. Switching imprint of the Trojan free and the Trojan infected circuits with a 
30nH inductor added to the supply path.  
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be utilized to detect Trojans. However, Trojan detection is more challenging as the 
signature of a Trojan can be masked by the circuit noise partially when the Trojan size 
becomes much lower than the circuit size. In this work, a new method to overcome this 
problem is presented. It is shown how to magnify the switching imprint without increasing 
the noise. The proposed method is capable of detecting a hardware Trojan as small as 2% 
of the size of the circuit under test. The magnification scale can be controlled by the 
inductance value. Simulation results using the ISCAS’85 benchmark circuit indicates that 
the phase and the amplitude of the switching imprint are both affected by a Trojan added 
to the circuit. This is in a good agreement with the simulation and analytical results. The 
effect of Trojan on the switching imprint has also been verified through experiment 
measurement result. Experimental measurements indicate that the use of a 30nH inductor 
on the supply path increase the amplitude of the switching imprint by more than ten folds 
from 85 mV to 872 mV. Experimental measurements also indicate that a Trojan activity 
affects both the phase and the amplitude of the switching imprint. 
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Chapter 5 
Conclusions and Future work 
  
 
CONCLUSIONS 
In this work, two new on-chip short-time measurement techniques have been proposed 
which are resilient to variations of fabrication Process, supply Voltage and the Temperature 
(PVT). The principle of phase locking is utilized to minimize the fluctuations of 
propagation delay in a Vernier-Delay Line (VDL) based Time-to-Digital Converter (TDC). 
The first circuit has been fabricated using 0.180 µm CMOS technology. The experimental 
measurement results on the prototype show that the proposed scheme can reduce the effects 
of PVT variations on the time measurement by more than tenfold compared to commonly 
used VDL based TDCs.  
A fine-coarse time measurement circuit has also been proposed to cover a large dynamic 
range without compromising the measurement accuracy and resolution. The proposed 
scheme has been implemented using CMOS 65nm technology. Simulations were 
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conducted to evaluate the TDC performance parameters. The results indicate that the 
measurement accuracy varies less than 0.1ps when the supply voltage varies by 15%. 
The knowledge of short-time measurement techniques was used to successfully 
complete an industry project and measure geometrical features of transmission parts with 
a high accuracy.  This work resulted in a US patent in 2017 and a product in the market. 
The project was recognized by Ontario Centres of Excellence (OCE) and listed among the 
top 8 OCE funded projects in the OCE 2017 annual report. It is also reported as a success 
story by Canadian Microelectronics Corporation. 
The proposed on-chip time measurement solution has also been used for hardware Trojan 
detection. A new method is presented to magnify the switching imprint of hardware 
Trojans on the supply path. The proposed method relaxes the requirements for hardware 
Trojan detection. 
FUTURE DIRECTIONS 
Hardware security has become a major security concern for IC designer across the globe. 
The cost of an in-house fabrication facility for new CMOS nodes is so high that quite a few 
companies can afford. There is just a handful of fabrication fundraise in the market, most 
of them in foreign countries. Companies have left with no choice other than outsourcing 
their fabrication needs. However, outsourcing creates opportunities for adversaries to add 
their hardware Trojans to fabricated circuits. Physical Unclonable Functions(PUFs) are 
emerged as viable solutions to enhance the hardware security.  
PUFs are effective hardware primitives to many hardware security systems such as 
integrated circuit authentication, key storage, IC metering, and anti-counterfeiting. An 
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accurate and high-resolution time measurement scheme is an essential element for a 
reliable PUF implementation. This work can be extended to implement a robust PUF for 
hardware security applications.  
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